Arris TM501B
From TechInfoDepot
Jump to navigationJump to searchcable modem | |
WikiDevi.wi-cat.ru | |
---|---|
3rd Party Firmware | |
dd-wrt | |
OpenWrt |
Incompatible |
Tomato any flavor |
Incompatible |
Platform | |
Brand • Model • Rev |
Arris TM501B |
Type |
cable modem |
CPU1 |
Texas Instruments TNETC4600 |
CPU1 Type |
ARM |
CPU1 Speed |
210 MHz |
Flash1 Chip |
Macronix MX29LV320CBTC-90G |
Flash1 Size |
4 MiB4,194,304 B <br />32,768 Kib <br />4,096 KiB <br />32 Mib <br />0.00391 GiB <br /> |
RAM1 Size |
16 MiB16,777,216 B <br />131,072 Kib <br />16,384 KiB <br />128 Mib <br />0.0156 GiB <br /> |
RAM1 Chip |
ISSI IS42S16800A-7TL |
ETH chip1 |
Texas Instruments TNETC4600 |
Cable Modem Spec |
DOCSIS 2.0: |
Ethernet Port Count |
1-100MbE-LAN |
Wired Standard |
IEEE 802.3i/3u |
Ethernet OUI: 00:13:11 | |
Expansion IF types |
none specified |
Power |
12 VDC, 1 A |
Connector type |
barrel 5.5 mm (OD) 2.1 mm (ID) |
Serial Port (UART) |
yes |
JTAG Port |
yes |
Flags: DOCSIS 2.0 | |
Additional chips | |
| |
Retail | |
Availability | End of Life |
(Est.) release date | 2005 |
Country of manuf | China |
For a list of all currently documented Texas Instruments (TI) chipsets with specifications, see Texas Instruments.
For a list of all currently documented Arris device with specifications, see Arris.
JTAG-Serial Info
Serial
Serial Pinouts
J7 header
Pinout
[3.3] (TxD) (RxD) (GND)
Boot log |
---|
UART Initialized BOOTCR: 0x03900b11 Reset Type: 0x00000000 (Hardware) Chip CVR: 0x00120204 (Puma3 1.0) SDRAM Size: 0x01000000 TESTING SDRAM .+.+.+ SDRAM IS GOOD ARRIS Image Starter v05.01 ARRIS, Inc. (C) 2001 - 2004 Trying Flash Table A...GOOD Unzipping DOCSIS Computing CRC on zip image...GOOD Decompressing Load (LZMA)..........................................................GOOD Computing CRC on SDRAM image...GOOD Unzipping Application Computing CRC on zip image...GOOD Decompressing Load (LZMA)............................................GOOD Computing CRC on SDRAM image...GOOD DOCSIS load...GOOD App load......GOOD Running DOCSIS... PSAVE_init: copied 36 instructions to internal sram PSAVE_init: PDCR = 0x00401810 PSAVE_init: PRCR = 0x0000004e Installed MIPS exception handler CPU is Puma-3: MIPS core speed is 210000000 Hz (200 Ticks Per Second) `!MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM::~ ``!MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM!:~` ~ !MMMMMMMMMMMMMMMMMMMMMMM!:` :~~ :MMMMMMMMMMMMMMMM!~ :~~~~ .:MMMMMMMMMM!:~ ~~~~~~ ..:MMMMMMM!:~` :~~~~~~~ .:MMMMMM:~` ::~~~~~~~~~ .:MMMMM:~ .!!!!!!: ~~~~ ..:MMM:~` .!!!!` ~ ..:MM:~` !!` .:M:~` AA RRRRRRR RRRRRRR III SSSSS AAAA RRRRRRRRR RRRRRRRRR III SSSSSSSSS AAAAAA RRR RRR RRR RRR III SSS SS AAA AAA RRR RRRR RRR RRRR III SSSS AAA AAA RRRRRRRRR RRRRRRRRR III SSSSSS AAAAAAAAAAAA RRR RRR RRR RRR III SSSS AAA AAA RRR RRR RRR RRR III SS SSS AA AA RRR RRR RRR RRR III SSSSSSSSS A A RRR R RRR R III SSSSS ======================= Load Info ======================= Built On: Thu Sep 30 11:16:56 EDT 2010 Built By: ccbuild Build View: TS0601110_093010_Build_Host_3_Build_1 Build System: SunOS kinison sun4u Build Name |