Arcadyan WE420223-99
From TechInfoDepot
(Redirected from Arcadyan / Astoria WG420223-99)
Jump to navigationJump to searchabgn+ac (AC1200) | |
---|---|
KPN Experia WiFi | |
Support | |
WikiDevi.wi-cat.ru | |
3rd Party Firmware | |
dd-wrt |
Status Unknown |
OpenWrt | |
Tomato any flavor |
Incompatible |
Gargoyle |
Status Unknown |
Platform | |
Brand • Model • Rev |
Arcadyan WE420223-99 (Experia WiFi) |
FCC ID |
none specified |
Type |
access point, bridge, repeater |
CPU1 | |
CPU1 Type |
MIPS 1004Kc |
CPU1 Speed |
880 MHz ( 2 cores ) 16-bit |
Flash1 Chip |
Macronix MX25L25635FMI-10G |
Flash1 Size |
32 MiB33,554,432 B <br />262,144 Kib <br />32,768 KiB <br />256 Mib <br />0.0313 GiB <br /> |
RAM1 Size |
128 MiB134,217,728 B <br />1,048,576 Kib <br />131,072 KiB <br />1,024 Mib <br />0.125 GiB <br /> |
RAM1 Chip |
Nanya NT5CC64M16GP-DIR |
ETH chip1 | |
Switch | |
Ethernet Port Count |
2-1GbE-LAN |
Wired Standard |
IEEE 802.3i/3u/3ab |
802dot11 OUI: none specified | |
Stock bootloader |
U-Boot 1.1.3 Ralink U-Boot 5.0.0.1 |
Stock FW OS |
Linux 3.10 |
Expansion IF types |
none specified |
Power |
12 VDC, 1 A |
Connector type |
barrel |
Flags: Wave2, MU-MIMO | |
Other | |
Default IP address: 192.168.2.150 | |
Manuf/OEM/ODM | |
3rd Party Firmware Support | |
Retail | |
(Est.) release date | October 2020 |
Country of manuf | China |
Radio 1 | |
Chip1 |
MediaTek MT7615DN |
Wireless interface OUI |
none specified |
Antenna Connector Type |
U.FL |
MIMO status |
2x2:2 |
Wireless Standard |
IEEE 802.11b/g/n |
802.11n |
up to 300 Mbps |
802.11g |
up to 54 Mbps |
802.11b |
up to 11 Mbps |
WiFi Operating Frequency |
2.4 GHz |
Radio 2 | |
Chip1 |
MediaTek MT7615DN |
Wireless interface OUI |
none specified |
Antenna Connector Type |
U.FL |
MIMO status |
2x2:2 |
Wireless Standard |
IEEE 802.11a/n/ac |
802.11ac |
up to 867 Mbps |
802.11n |
up to 300 Mbps |
802.11a |
up to 54 Mbps |
WiFi Operating Frequency |
5 GHz |
For a list of all currently documented MediaTek chipsets with specifications, see MediaTek.
For a list of all currently documented Arcadyan device with specifications, see Arcadyan.
Overview
"P/N:141420220003J R01" is silkscreened on the main board.
Also distributed as "Experia WiFi" by Dutch ISP KPN with part-number FZE994202000J,
- and as "Wi-Fi 5_2T2R" by Taiwanese ISP Chunghwa Telecom.
Some versions have a Winbond W25Q256JVFQ flash and Winbond W631GG6MB12J DDR3 SDRAM.
Links of Interest
Flashing
NOTE: During configuration or flashing a device, the only things that should be hooked to the device is the computer and power. |
Flashing OpenWrt
On the OpenWrt ToH (techdata entry)
On the OpenWrt Wiki
On the OpenWrt Forum
OpenWrt Target: ramips
OpenWrt Subtarget: mt7621
OpenWrt Package architecture: mipsel_24kc
Support started version: 23.05.0
Current supported version: 23.05.5
On the OpenWrt Wiki
On the OpenWrt Forum
OpenWrt Target: ramips
OpenWrt Subtarget: mt7621
OpenWrt Package architecture: mipsel_24kc
Support started version: 23.05.0
Current supported version: 23.05.5
Please insert instructions here
JTAG-Serial Info
Serial
boot log • >> |
---|
=================================================================== MT7621 stage1 code 10:33:55 (ASIC) CPU=500000000 HZ BUS=166666666 HZ ================================================================== Change MPLL source from XTAL to CR... do MEMPLL setting.. MEMPLL Config : 0x11100000 3PLL mode + External loopback === XTAL-40Mhz === DDR-1200Mhz === PLL4 FB_DL: 0x7, 1/0 = 627/397 1D000000 PLL3 FB_DL: 0x12, 1/0 = 657/367 49000000 PLL2 FB_DL: 0x17, 1/0 = 595/429 5D000000 do DDR setting..[01F40000] Apply DDR3 Setting...(use customer AC) 0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120 -------------------------------------------------------------------------------- 0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0001:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0002:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0003:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0004:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0005:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 000E:| 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 000F:| 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0010:| 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0011:| 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0013:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0014:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0015:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0017:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0018:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0019:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 rank 0 coarse = 15 rank 0 fine = 72 B:| 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 opt_dle value:8 DRAMC_R0DELDLY[018]=00001E1F ================================================================== RX DQS perbit delay software calibration ================================================================== 1.0-15 bit dq delay value ================================================================== bit| 0 1 2 3 4 5 6 7 8 9 -------------------------------------- 0 | 9 7 8 9 7 7 8 7 8 8 10 | 9 10 9 12 9 10 -------------------------------------- ================================================================== 2.dqs window x=pass dqs delay value (min~max)center y=0-7bit DQ of every group input delay:DQS0 =31 DQS1 = 30 ================================================================== bit DQS0 bit DQS1 0 (1~60)30 8 (1~59)30 1 (1~60)30 9 (1~58)29 2 (1~60)30 10 (1~60)30 3 (1~58)29 11 (1~56)28 4 (1~58)29 12 (1~58)29 5 (1~60)30 13 (1~59)30 6 (1~59)30 14 (1~60)30 7 (1~62)31 15 (1~59)30 ================================================================== 3.dq delay value last ================================================================== bit| 0 1 2 3 4 5 6 7 8 9 -------------------------------------- 0 | 10 8 9 11 9 8 9 7 8 9 10 | 9 12 10 12 9 10 ================================================================== ================================================================== TX perbyte calibration ================================================================== DQS loop = 15, cmp_err_1 = ffff0000 dqs_perbyte_dly.last_dqsdly_pass[0]=15, finish count=1 dqs_perbyte_dly.last_dqsdly_pass[1]=15, finish count=2 DQ loop=15, cmp_err_1 = ffff00a2 dqs_perbyte_dly.last_dqdly_pass[1]=15, finish count=1 DQ loop=14, cmp_err_1 = ffff00a0 DQ loop=13, cmp_err_1 = ffff0080 DQ loop=12, cmp_err_1 = ffff0000 dqs_perbyte_dly.last_dqdly_pass[0]=12, finish count=2 byte:0, (DQS,DQ)=(9,8) byte:1, (DQS,DQ)=(8,8) 20,data:89 [EMI] DRAMC calibration passed =================================================================== MT7621 stage1 code done CPU=500000000 HZ BUS=166666666 HZ =================================================================== U-Boot 1.1.3 (Dec 4 2017 - 11:37:57) 0.00 Board: Ralink APSoC DRAM: 128 MB relocate_code Pointer at: 87f94000 Config XHCI 40M PLL flash manufacture id: c2, device id 20 19 find flash: MX25L25635E ============================================ Ralink UBoot Version: 5.0.0.1 -------------------------------------------- ASIC MT7621A DualCore (MAC to MT7530 Mode) DRAM_CONF_FROM: Auto-Detection DRAM_TYPE: DDR3 DRAM bus: 16 bit Xtal Mode=3 OCP Ratio=1/3 Flash component: 32 MBytes NOR Flash Date:Dec 4 2017 Time:11:37:57 ============================================ icache: sets:256, ways:4, linesz:32 ,total:32768 dcache: sets:256, ways:4, linesz:32 ,total:32768 ##### The CPU freq = 880 MHZ #### estimate memory size =128 Mbytes #Reset_MT7530 set LAN/WAN LLLLW Please choose the operation: 1: Load system code to SDRAM via TFTP. 2: Load system code then write to Flash via TFTP. 3: Boot system code via Flash (default). 4: Entr boot command line interface. 7: Load Boot Loader code then write to Flash via Serial. 9: Load Boot Loader code then write to Flash via TFTP. default: 3 4 3 2 1 0 3: System Boot system code via Flash[1]. ## Booting image at bd000000 ... cur glbcfg partition 1 is good! Verifying Trx ... OK Image Name: Linux Kernel Image Image Type: MIPS Linux Kernel Image (lzma compressed) Data Size: 2540670 Bytes = 2.4 MB Load Address: 81001000 Entry Point: 814df880 Verifying Checksum ... OK Uncompressing Kernel Image ... OK No initrd ## Transferring control to Linux (at address 814df880) ... ## Giving linux memsize in MB, 128 Starting kernel ... LINUX started... THIS IS ASIC SDK 5.0.S.0 Linux version 3.10.14 (william_chen@sw1.2) (gcc version 4.6.3 (Buildroot 2012.11.1) ) #1 SMP Thu Aug 16 17:16:55 CST 2018 The CPU feqenuce set to 880 MHz GCMP present CPU0 revision is: 0001992f (MIPS 1004Kc) Software DMA cache coherency Determined physical RAM map: memory: 08000000 @ 00000000 (usable) Zone ranges: DMA [mem 0x00000000-0x00ffffff] Normal [mem 0x01000000-0x07ffffff] Movable zone start for each node Early memory node ranges node 0: [mem 0x00000000-0x07ffffff] Detected 3 available secondary CPU(s) Primary instruction cache 32kB, 4-way, VIPT, linesize 32 bytes. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes MIPS secondary cache 256kB, 8-way, linesize 32 bytes. PERCPU: Embedded 7 pages/cpu @8186e000 s6528 r8192 d13952 u32768 Built 1 zonelists in Zone order, mobility grouping on. Total pages: 32512 Kernel command line: console=ttyS1,57600n8 root=/dev/mtdblock5 init=/sbin/preinit rootfstype=squashfs,jffs2 PID hash table entries: 512 (order: -1, 2048 bytes) Dentry cache hash table entries: 16384 (order: 4, 65536 bytes) Inode-cache hash table entries: 8192 (order: 3, 32768 bytes) Writing ErrCtl register=0006b811 Readback ErrCtl register=0006b811 Memory: 122216k/131072k available (5022k kernel code, 8856k reserved, 1523k data, 232k init, 0k highmem) Hierarchical RCU implementation. NR_IRQS:128 console [ttyS1] enabled Calibrating delay loop... 574.46 BogoMIPS (lpj=1148928) pid_max: default: 32768 minimum: 301 Mount-cache hash table entries: 512 launch: starting cpu1 launch: cpu1 gone! CPU1 revision is: 0001992f (MIPS 1004Kc) Primary instruction cache 32kB, 4-way, VIPT, linesize 32 bytes. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes MIPS secondary cache 256kB, 8-way, linesize 32 bytes. Synchronize counters for CPU 1: done. launch: starting cpu2 launch: cpu2 gone! CPU2 revision is: 0001992f (MIPS 1004Kc) Primary instruction cache 32kB, 4-way, VIPT, linesize 32 bytes. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes MIPS secondary cache 256kB, 8-way, linesize 32 bytes. Synchronize counters for CPU 2: done. launch: starting cpu3 launch: cpu3 gone! CPU3 revision is: 0001992f (MIPS 1004Kc) Primary instruction cache 32kB, 4-way, VIPT, linesize 32 bytes. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes MIPS secondary cache 256kB, 8-way, linesize 32 bytes. Synchronize counters for CPU 3: done. Brought up 4 CPUs devtmpfs: initialized NET: Registered protocol family 16 release PCIe RST: RALINK_RSTCTRL = 7000000 PCIE PHY initialize ***** Xtal 40MHz ***** start MT7621 PCIe register access RALINK_RSTCTRL = 7000000 RALINK_CLKCFG1 = 77ffeff8 *************** MT7621 PCIe RC mode ************* PCIE0 no card, disable it(RST&CLK) PCIE2 no card, disable it(RST&CLK) pcie_link status = 0x2 RALINK_RSTCTRL= 2000000 *** Configure Device number setting of Virtual PCI-PCI bridge *** RALINK_PCI_PCICFG_ADDR = 21007f2 -> 20107f2 PCIE1 enabled interrupt enable status: 200000 Port 0 N_FTS = 1b105000 config reg done init_rt2880pci done bio: create slab <bio-0> at 0 PCI host bridge to bus 0000:00 pci_bus 0000:00: root bus resource [mem 0x60000000-0x6fffffff] pci_bus 0000:00: root bus resource [io 0x1e160000-0x1e16ffff] pci_bus 0000:00: No busn resource found for root bus, will use [bus 00-ff] pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring pci 0000:00:00.0: BAR 0: can't assign mem (size 0x80000000) pci 0000:00:00.0: BAR 8: assigned [mem 0x60000000-0x600fffff] pci 0000:00:00.0: BAR 1: assigned [mem 0x60100000-0x6010ffff] pci 0000:01:00.0: BAR 0: assigned [mem 0x60000000-0x600fffff 64bit] pci 0000:00:00.0: PCI bridge to [bus 01] pci 0000:00:00.0: bridge window [mem 0x60000000-0x600fffff] PCI: Enabling device 0000:00:00.0 (0004 -> 0006) BAR0 at slot 0 = 0 bus=0x0, slot = 0x0 res[0]->start = 0 res[0]->end = 0 res[1]->start = 60100000 res[1]->end = 6010ffff res[2]->start = 0 res[2]->end = 0 res[3]->start = 0 res[3]->end = 0 res[4]->start = 0 res[4]->end = 0 res[5]->start = 0 res[5]->end = 0 bus=0x1, slot = 0x0, irq=0x18 res[0]->start = 60000000 res[0]->end = 600fffff res[1]->start = 0 res[1]->end = 0 res[2]->start = 0 res[2]->end = 0 res[3]->start = 0 res[3]->end = 0 res[4]->start = 0 res[4]->end = 0 res[5]->start = 0 res[5]->end = 0 Switching to clocksource Ralink Systick timer NET: Registered protocol family 2 Clockevents: could not switch to one-shot mode: Clockevents: could not switch to one-shot mode: Clockevents: could not switch to one-shot mode: MIPS is not functional. MIPS is not functional. Clockevents: could not switch to one-shot mode: MIPS is not functional. Could not switch to high resolution mode on CPU 1 Could not switch to high resolution mode on CPU 2 Could not switch to high resolution mode on CPU 3 MIPS is not functional. Could not switch to high resolution mode on CPU 0 TCP established hash table entries: 1024 (order: 1, 8192 bytes) TCP bind hash table entries: 1024 (order: 1, 8192 bytes) TCP: Hash tables configured (established 1024 bind 1024) TCP: reno registered UDP hash table entries: 256 (order: 1, 8192 bytes) UDP-Lite hash table entries: 256 (order: 1, 8192 bytes) NET: Registered protocol family 1 4 CPUs re-calibrate udelay(lpj = 1167360) squashfs: version 4.0 (2009/01/31) Phillip Lougher msgmni has been set to 238 io scheduler noop registered (default) reg_int_mask=0, INT_MASK= 0 HSDMA_init hsdma_phy_tx_ring0 = 0x00c00000, hsdma_tx_ring0 = 0xa0c00000 hsdma_phy_rx_ring0 = 0x00c04000, hsdma_rx_ring0 = 0xa0c04000 TX_CTX_IDX0 = 0 TX_DTX_IDX0 = 0 RX_CRX_IDX0 = 3ff RX_DRX_IDX0 = 0 set_fe_HSDMA_glo_cfg HSDMA_GLO_CFG = 465 Serial: 8250/16550 driver, 2 ports, IRQ sharing disabled serial8250: ttyS0 at MMIO 0x1e000d00 (irq = 27) is a 16550A serial8250: ttyS1 at MMIO 0x1e000c00 (irq = 26) is a 16550A Ralink gpio driver initialized flash manufacture id: c2, device id 20 19 MX25L25635E(c2 2019c220) (32768 Kbytes) mtd .name = raspi, .size = 0x02000000 (32M) .erasesize = 0x00010000 (64K) .numeraseregions = 0 in find_rootfs_mtd_partitions off=0x00050000 end=0x01000000 The trx header magic offset 0x0026c17c raspi: squash filesystem found at offset 0x002bc17c Found image1 partition off 0x002bc17c size 0x00d43e84 in find_rootfs_mtd_partitions off=0x01000000 end=0x01fb0000 The trx header magic offset 0x0026c4dc raspi: squash filesystem found at offset 0x0126c4dc Found image2 partition off 0x0126c4dc size 0x00d43b24 Creating 12 MTD partitions on "raspi": 0x000000000000-0x000002000000 : "ALL" 0x000000000000-0x000000030000 : "Bootloader" 0x000000030000-0x000000040000 : "Config" 0x000000040000-0x000000050000 : "Factory" 0x000000050000-0x000001000000 : "Kernel" 0x0000002bc17c-0x000001000000 : "RootFS" mtd: partition "RootFS" doesn't start on an erase block boundary -- force read-only 0x000001000000-0x000001fb0000 : "Kernel2" 0x00000126c4dc-0x000001fb0000 : "RootFS2" mtd: partition "RootFS2" doesn't start on an erase block boundary -- force read-only 0x000001fb0000-0x000001fc0000 : "glbcfg" 0x000001fc0000-0x000001fd0000 : "board_data" 0x000001fd0000-0x000001fe0000 : "glbcfg2" 0x000001fe0000-0x000001ff0000 : "board_data2" PPP generic driver version 2.4.2 PPP BSD Compression module registered NET: Registered protocol family 24 register mt_drv === pAd = c0181000, size = 3788464 === <-- RTMPAllocAdapterBlock, Status=0 pAd->PciHif.CSRBaseAddress =0xc0080000, csr_addr=0xc0080000! RTMPInitPCIeDevice():device_id=0x7615 DriverOwn()::Try to Clear FW Own... DriverOwn()::Success to clear FW Own mt_pci_chip_cfg(): HWVer=0x8a10, FWVer=0x8a10, pAd->ChipID=0x7615 mt_pci_chip_cfg(): HIF_SYS_REV=0x76150001 RtmpChipOpsHook(492): Not support for HIF_MT yet! MACVersion=0x0 mt7615_init()--> Use the default ePAeLNA bin image! Use the default /etc_ro/wlan/MT7615E_EEPROM1.bin bin image! <--mt7615_init() ChipOpsMCUHook cut_through_token_list_init(): TokenList inited done!id_head/tail=0/4096 cut_through_token_list_init(): 875b6288,875b6288 cut_through_token_list_init(): TokenList inited done!id_head/tail=0/4096 cut_through_token_list_init(): 875b6298,875b6298 <-- RTMPAllocTxRxRingMemory, Status=0 rdm_major = 253 GMAC1_MAC_ADRH -- : 0x0000000c GMAC1_MAC_ADRL -- : 0x432880a8 Ralink APSoC Ethernet Driver Initilization. v3.1 1024 rx/tx descriptors allocated, mtu = 1500! GMAC1_MAC_ADRH -- : 0x0000000c GMAC1_MAC_ADRL -- : 0x432880a8 PROC INIT OK! TCP: cubic registered Initializing XFRM netlink socket NET: Registered protocol family 10 NET: Registered protocol family 17 Ebtables v2.0 registered 8021q: 802.1Q VLAN Support v1.8 Boot from /dev/mtdblock7 VFS: Mounted root (squashfs filesystem) readonly on device 31:7. devtmpfs: mounted Freeing unused kernel memory: 232K (81666000 - 816a0000) Arcadyan the primary config checkout succeed. Arcadyan the second config checkout succeed. arca.dbus.mng: is ready agent_handler(236):arca.dbus.misc: is ready MD5=[2e9a0e55bd3587fc2d845b190837c07b] Please press Enter to activate this console. 0: C:43:28:FFFFFF80:FFFFFFA8 Raeth v3.1 (Tasklet) set CLK_CFG_0 = 0x40a00020!!!!!!!!!!!!!!!!!!1 phy_free_head is 0xc18000!!! phy_free_tail_phy is 0xc19ff0!!! txd_pool=a0c60000 phy_txd_pool=00C60000 ei_local->skb_free start address is 0x876da6cc. free_txd: 00c60010, ei_local->cpu_ptr: 00C60000 POOL HEAD_PTR | DMA_PTR | CPU_PTR ----------------+---------+-------- 0xa0c60000 0x00C60000 0x00C60000 phy_qrx_ring = 0x00c1a000, qrx_ring = 0xa0c1a000 phy_rx_ring0 = 0x00c1c000, rx_ring[0] = 0xa0c1c000 MT7530 Reset Completed!! change HW-TRAP to 0x17c8f set LAN/WAN LLLLW GMAC1_MAC_ADRH -- : 0x0000000c GMAC1_MAC_ADRL -- : 0x432880ab GDMA2_MAC_ADRH -- : 0x0000000c GDMA2_MAC_ADRL -- : 0x432880ac eth3: ===> VirtualIF_open MT7621 GE2 link rate to 1G CDMA_CSG_CFG = 81000000 GDMA1_FWD_CFG = 20710000 GDMA2_FWD_CFG = 20710000 device eth2 entered promiscuous mode br0: port 1(eth2) entered forwarding state br0: port 1(eth2) entered forwarding state device eth2.1000 entered promiscuous mode br1: port 1(eth2.1000) entered forwarding state br1: port 1(eth2.1000) entered forwarding state DriverOwn()::Return since already in Driver Own... ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] ==> UserCfgInit: config_method=[0x780] [wifi_fwd_set_cb_num] band_cb_offset=33, recv_from_cb_offset=34 multi-profile merge success, en:1,pf1_num:1,pf2_num:3,total:4 MacAddress1 = 00:00:00:00:00:00 RT_CfgSetMacAddress : invalid length (0) RT_CfgSetMacAddress : invalid length (0) E2pAccessMode=2 SSID[0]=my-ssid, EdcaIdx=0 SSID[1]=my-ssid, EdcaIdx=0 SSID[2]=KPN Fon, EdcaIdx=0 SSID[3]=KPN_Guest, EdcaIdx=0 RTMPSetProfileParameters(): DBDC Mode=1 TriBandChGrp=0/0/0/0 cfg_mode=15 cfg_mode=15 wmode_band_equal(): Band Equal! cfg_mode=6 cfg_mode=6 cfg_mode=6 cfg_mode=6 cfg_mode=6 cfg_mode=6 BandSteering=1 BndStrgBssIdx=1;1;0;0 [TxPower] BAND0: 30, BAND1: 30 [SKUenable] BAND0: 1, BAND1: 1 [PERCENTAGEenable] BAND0: 1, BAND1: 1 [BFBACKOFFenable] BAND0: 0, BAND1: 0 CalCacheApply = 0 APEdca0 Valid=1 APAifsn[0]=3 APAifsn[1]=7 APAifsn[2]=1 APAifsn[3]=1 APEdca1 Valid=1 APAifsn[0]=3 APAifsn[1]=7 APAifsn[2]=1 APAifsn[3]=1 APEdca2 APEdca3 BSSAifsn[0]=3 BSSAifsn[1]=7 BSSAifsn[2]=2 BSSAifsn[3]=2 BSSAifsn[0]=3 BSSAifsn[1]=7 BSSAifsn[2]=2 BSSAifsn[3]=2 BSSAifsn[0]=3 BSSAifsn[1]=7 BSSAifsn[2]=2 BSSAifsn[3]=2 BSSAifsn[0]=3 BSSAifsn[1]=7 BSSAifsn[2]=2 BSSAifsn[3]=2 APSDCapable[0]=0 APSDCapable[1]=0 default ApCliAPSDCapable[0]=0 default ApCliAPSDCapable[1]=0 DfsZeroWaitCacTime=255/255 RTMPSetProfileParameters(): ACSCheckTime[0]=0 seconds(24 hours) RTMPSetProfileParameters(): ACSCheckTime[1]=86400 seconds(0 hours) [PMF]Set_PMFMFPC_Proc:: apidx=0, Desired MFPC=0 [PMF]Set_PMFMFPC_Proc:: apidx=1, Desired MFPC=0 [PMF]Set_PMFMFPR_Proc:: apidx=0, Desired MFPR=0 [PMF]Set_PMFMFPR_Proc:: apidx=1, Desired MFPR=0 [PMF]Set_PMFSHA256_Proc:: apidx=0, Desired PMFSHA256=0 [PMF]Set_PMFSHA256_Proc:: apidx=1, Desired PMFSHA256=0 cfg_mode=8 cfg_mode=9 AndesSendCmdMsg: Could not send in band command due to diablefRTMP_ADAPTER_MCU_SEND_IN_BAND_CMD HT: WDEV[0] Ext Channel = BELOW HT: WDEV[1] Ext Channel = BELOW HT: WDEV[2] Ext Channel = BELOW HT: WDEV[3] Ext Channel = BELOW HT: greenap_cap = 0 IcapMode = 0 WtcSetMaxStaNum: MaxStaNum:88, BssidNum:4, WdsNum:0, ApcliNum:2, MaxNumChipRept:32, MinMcastWcid:122 Top Init Done! Use alloc_skb RX[0] DESC a0c14000 size = 16384 RX[1] DESC a0c12000 size = 8192 Hif Init Done! ctl->txq = c0519d90 ctl->rxq = c0519d9c ctl->ackq = c0519da8 ctl->kickq = c0519db4 ctl->tx_doneq = c0519dc0 ctl->rx_doneq = c0519dcc mt7615_fw_prepare():FW(8a10), HW(8a10), CHIPID(7615)) mt7615_fw_prepare(2687): MT7615_E3, USE E3 patch and ram code binary image AndesMTLoadRomMethodFwDlRing(1035), cap->rom_patch_len(11102) AndesRestartCheck: Current TOP_MISC2(0x1) AndesRestartCheck: (TOP_MISC2 = 1), ready to continue...RET(0) 20170809192718a platform = ALPS hw/sw version = 8a108a10 patch version = 00000010 Patch SEM Status=2 MtCmdPatchSemGet:(ret = 0) Patch is not ready && get semaphore success, SemStatus(2) EventGenericEventHandler: CMD Success MtCmdAddressLenReq:(ret = 0) MtCmdPatchFinishReq EventGenericEventHandler: CMD Success Send checksum req.. Patch SEM Status=3 MtCmdPatchSemGet:(ret = 0) Release patch semaphore, SemStatus(3) AndesMTEraseRomPatch WfMcuHwInit: Before NICLoadFirmware, check IcapMode=0 AndesMTLoadFwMethodFwDlRing(809), cap->fw_len(462376) Build Date:_201711030345 Build Date:_201711030345 AndesRestartCheck: Current TOP_MISC2(0x1) AndesRestartCheck: (TOP_MISC2 = 1), ready to continue...RET(0) EventGenericEventHandler: CMD Success MtCmdAddressLenReq:(ret = 0) EventGenericEventHandler: CMD Success MtCmdAddressLenReq:(ret = 0) MtCmdFwStartReq: override = 1, address = 540672 EventGenericEventHandler: CMD Success Build Date:_201707211524 EventGenericEventHandler: CMD Success MtCmdAddressLenReq:(ret = 0) MtCmdFwStartReq: override = 4, address = 0 EventGenericEventHandler: CMD Success WfMcuHwInit: NICLoadFirmware OK, Check IcapMode=0 MCU Init Done! e[41m MtCmdSetRlmPorCal: (ret = 0)e[m efuse_probe: efuse = 10000212 RtmpChipOpsEepromHook::e2p_type=2, inf_Type=5 RtmpEepromGetDefault::e2p_dafault=1 RtmpChipOpsEepromHook: E2P type(2), E2pAccessMode = 2, E2P default = 1 NVM is FLASH mode. dev_idx [0] FLASH OFFSET [0x0] e[34mNICReadEEPROMParameters: EEPROM 0x52 b300e[m e[34mNICReadEEPROMParameters: EEPROM 0x52 b300e[m Country Region from e2p = 101 mt7615_antenna_default_reset(): TxPath = 4, RxPath = 4 mt7615_antenna_default_reset(): DBDC 2G TxPath = 2, 2G RxPath = 2 mt7615_antenna_default_reset(): DBDC 5G TxPath = 2, 2G RxPath = 2 rtmp_read_txpwr_from_eeprom(233): Don't Support this now! RTMPReadTxPwrPerRate(1381): Don't Support this now! RcRadioInit(): DbdcMode=1, ConcurrentBand=2 RcRadioInit(): pRadioCtrl=875b744c,Band=0,rfcap=1,channel=1,PhyMode=2 extCha=0xf RcRadioInit(): pRadioCtrl=875b7538,Band=1,rfcap=2,channel=36,PhyMode=1 extCha=0xf MtCmdSetDbdcCtrl:(ret = 0) Band Rf: 1, Phy Mode: 2 Band Rf: 2, Phy Mode: 1 AntCfgInit(2807): Not support for HIF_MT yet! MtSingleSkuLoadParam: RF_LOCKDOWN Feature OFF !!! MtBfBackOffLoadTable: RF_LOCKDOWN Feature OFF !!! EEPROM Init Done! mt_mac_init()--> mt_mac_pse_init(2750): Don't Support this now! mt7615_init_mac_cr()--> mt7615_init_mac_cr(): TMAC_TRCR0=0x82783c8c mt7615_init_mac_cr(): TMAC_TRCR1=0x82783c8c MtAsicSetMacMaxLen(1300): Not finish Yet! <--mt_mac_init() CmdRxHdrTransBLUpdateRsp::EventExtCmdResult.u4Status = 0x0 CmdRxHdrTransBLUpdateRsp::EventExtCmdResult.u4Status = 0x0 CmdRxHdrTransBLUpdateRsp::EventExtCmdResult.u4Status = 0x0 MAC Init Done! MT7615BBPInit():BBP Initialization..... Band 0: valid=1, isDBDC=0, Band=2, CBW=1, CentCh/PrimCh=1/1, prim_ch_idx=0, txStream=2 Band 1: valid=0, isDBDC=0, Band=0, CBW=0, CentCh/PrimCh=0/0, prim_ch_idx=0, txStream=0 MT7615BBPInit() todo PHY Init Done! tx_pwr_comp_init():NotSupportYet! MtCmdSetMacTxRx:(ret = 0) MtCmdSetMacTxRx:(ret = 0) CountryCode(2.4G/5G)=1/1, RFIC=25, PHY mode(2.4G/5G)=2/48, support 32 channels WifiSysOpen(), wdev idx = 0 wdev_attr_update(): wdevId0 = re:da:ct:ed MtCmdSetDbdcCtrl:(ret = 0) radio_operate_init : Error! Check! wdev->channel=0 ApAutoChannelAtBootUp-----------------> ApAutoChannelAtBootUp: AutoChannelBootup = 0, AutoChannelFlag = 1 ApAutoChannelAtBootUp<----------------- WifiSysClose(), wdev idx = 0 WifiSysOpen(), wdev idx = 0 wdev_attr_update(): wdevId0 = re:da:ct:ed MtCmdSetDbdcCtrl:(ret = 0) radio_operate_init : Error! Check! wdev->channel=0 MtAsicSetChBusyStat(840): Not support for HIF_MT yet! [PMF]APPMFInit:: apidx=0, MFPC=0, MFPR=0, SHA256=0 [PMF]WPAMakeRsnIeCap: RSNIE Capability MFPC=0, MFPR=0 HcUpdatePhyMode(): Update PhyMode for all wdev for this band PhyMode:48,Channel=36 CountryCode(2.4G/5G)=1/1, RFIC=25, PHY mode(2.4G/5G)=2/48, support 32 channels Enable 20/40 BSSCoex Channel Scan(BssCoex=1) wtc_acquire_groupkey_wcid: Found a non-occupied wtbl_idx:127 for WDEV_TYPE:1 LinkToOmacIdx = 0, LinkToWdevType = 1 bssUpdateBmcMngRate (BSS_INFO_BROADCAST_INFO), CmdBssInfoBmcRate.u2BcTransmit= 8192, CmdBssInfoBmcRate.u2McTransmit = 8196 MtCmdSetDbdcCtrl:(ret = 0) e[1;33m [RadarStateCheck]Set into RD_NORMAL_MODE e[m MtCmdTxPowerSKUCtrl: fgTxPowerSKUEn: 1, BandIdx: 1 MtCmdTxPowerPercentCtrl: fgTxPowerPercentEn: 1, BandIdx: 1 MtCmdTxBfBackoffCtrl: fgTxBFBackoffEn: 0, BandIdx: 1 mt7615_bbp_adjust():rf_bw=2, ext_ch=1, PrimCh=36, HT-CentCh=38, VHT-CentCh=42 mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 36,control_ch2=0, central_chl = 42 DBDCIdx= 1, Band= 0 BW = 2,TXStream = 2, RXStream = 2, scan(0) ap_phy_rrm_init_byRf(): AP Set CentralFreq at 42(Prim=36, HT-CentCh=38, VHT-CentCh=42, BBP_BW=2) [WrapDfsRadarDetectStart]: Band0Ch is 36 [WrapDfsRadarDetectStart]: Band1Ch is 0 LeadTimeForBcn, OmacIdx = 0, WDEV_WITH_BCN_ABILITY MtAsicSetRalinkBurstMode(2605): Not support for HIF_MT yet! MtAsicSetPiggyBack(777): Not support for HIF_MT yet! MtAsicSetTxPreamble(2584): Not support for HIF_MT yet! RTMPSetLEDStatus: before AndesLedEnhanceOP , status=1, LED_CMD=2! AndesLedEnhanceOP: Success! WifiFwdSet::disabled=0 ap_ftkd> Initialize FT KDP Module... e[1;33mBndStrg_Init() e[0mMain bssid = re:da:ct:ed AsicRadioOnOffCtrl(): DbdcIdx=1 RadioOn MtCmdSetMacTxRx:(ret = 0) MtCmdSetMacTxRx:(ret = 0) MCS Set = ff ff 00 00 01 <==== mt_wifi_init, Status=0 MtCmdEDCCACtrl: BandIdx: 0, EDCCACtrl: 1 MtCmdEDCCACtrl: BandIdx: 1, EDCCACtrl: 1 WtcSetMaxStaNum: MaxStaNum:88, BssidNum:4, WdsNum:0, ApcliNum:2, MaxNumChipRept:32, MinMcastWcid:122 red_is_enabled: set CR4/N9 RED Enable to 1. cp_support_is_enabled: set CR4 CP_SUPPORT to Mode 2. e[1;36mBndStrg_SetInfFlags(): BSS(re:da:ct:ed)e[0me[1;36m set 5G Inf ra0 ready. e[0mCorrect apidx from 1 to 0 for WscUUIDInit Generate UUID for apidx(0) device ra0 entered promiscuous mode br0: port 2(ra0) entered forwarding state br0: port 2(ra0) entered forwarding state WifiSysOpen(), wdev idx = 1 wdev_attr_update(): wdevId1 = re:da:ct:ed MtCmdSetDbdcCtrl:(ret = 0) [PMF]APPMFInit:: apidx=1, MFPC=0, MFPR=0, SHA256=0 [PMF]WPAMakeRsnIeCap: RSNIE Capability MFPC=0, MFPR=0 HcUpdatePhyMode(): Update PhyMode for all wdev for this band PhyMode:8,Channel=13 CountryCode(2.4G/5G)=1/1, RFIC=25, PHY mode(2.4G/5G)=10/48, support 32 channels Enable 20/40 BSSCoex Channel Scan(BssCoex=1) MtCmdSetMacTxRx:(ret = 0) MtCmdSetMacTxRx:(ret = 0) mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 6,control_ch2=0, central_chl = 6 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 7,control_ch2=0, central_chl = 7 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l :MtCmdPktBudgetCtrl: bssid(255),wcid(65535),type(0) mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 8,control_ch2=0, central_chl = 8 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 9,control_ch2=0, central_chl = 9 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 10,control_ch2=0, central_chl = 10 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 11,control_ch2=0, central_chl = 11 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 12,control_ch2=0, central_chl = 12 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 13,control_ch2=0, central_chl = 13 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(1) AP OBSS SYNC - BBP R4 to 20MHz.l wtc_acquire_groupkey_wcid: Found a non-occupied wtbl_idx:126 for WDEV_TYPE:1 LinkToOmacIdx = 11, LinkToWdevType = 1 bssUpdateBmcMngRate (BSS_INFO_BROADCAST_INFO), CmdBssInfoBmcRate.u2BcTransmit= 8192, CmdBssInfoBmcRate.u2McTransmit = 8196 MtCmdSetDbdcCtrl:(ret = 0) e[1;33m [RadarStateCheck]Set into RD_NORMAL_MODE e[m MtCmdTxPowerSKUCtrl: fgTxPowerSKUEn: 1, BandIdx: 0 MtCmdTxPowerPercentCtrl: fgTxPowerPercentEn: 1, BandIdx: 0 MtCmdTxBfBackoffCtrl: fgTxBFBackoffEn: 0, BandIdx: 0 mt7615_bbp_adjust():rf_bw=0, ext_ch=0, PrimCh=13, HT-CentCh=13, VHT-CentCh=42 mt7615_apply_cal_data() : eeprom 0x52 bit 1 is 0, do runtime cal , skip RX reload mt7615_apply_cal_data() : eeprom 0x52 bit 0 is 0, do runtime cal , skip TX reload MtCmdChannelSwitch: control_chl = 13,control_ch2=0, central_chl = 13 DBDCIdx= 0, Band= 0 BW = 0,TXStream = 2, RXStream = 2, scan(0) ap_phy_rrm_init_byRf(): AP Set CentralFreq at 13(Prim=13, HT-CentCh=13, VHT-CentCh=42, BBP_BW=0) e[1;36mBndStrg_SetInfFlags(): BSS(re:da:ct:ed)e[0me[1;36m set 2G Inf rax0 ready. e[0mLeadTimeForBcn, OmacIdx = 11, WDEV_WITH_BCN_ABILITY Generate UUID for apidx(1) device rax0 entered promiscuous mode br0: port 3(rax0) entered forwarding state br0: port 3(rax0) entered forwarding state ==> WscBuildProbeRespIE: config_method=[0x780] ==> Set_AP_WscConfStatus_Proc: IsAPConfigured=2 ==> WscBuildProbeRespIE: config_method=[0x780] [00:00:33][main]Initialize bndstrg [00:00:33][driver_wext_init]Initialize ralink wext interface [00:00:33][bndstrg_nvram_read_all] [00:00:33][bndstrg_run]e[1;32mbndstrg_run[4930]:start e[0mstart syslog-ng... Port[0]: up => down! Port[1]: up => down! WAN: Up => Down start_upnp: wan_idx -1 Call Update Tr69 Rule. [00:00:35][bndst BndStrg_InfStatusRsp:INF [ra0]STATUS QUERY ON rg_periodic_exec BndStrg_InfStatusRsp:INF [rax0]STATUS QUERY ON ]e[1;32mbndstrg->state=BNDSTRG_INF_POLL e[0m[00:00:35][bndstrg_table_en_polling]bndstrg=0x429710,table=0x429a08,en=0 [00:00:35][bndstrg_inf_status_polling] [bndstrg_inf_status_polling]inf_name:[ra0] [00:00:35][bndstrg_inf_status_polling] [bndstrg_inf_status_polling]inf_name:[rax0] [00:00:35][bndstrg_ctrl_interface_update]Rx INF STATUS RSP for inf(ra0): 1 [00:00:35][bndstrg_ctrl_interface_update]Rx INF STATUS RSP for inf(rax0): 1 [00:00:37][bndstSend DISASSOC frame(3) with ra0 rg_periodic_execSend DISASSOC frame(3) with ra1 ]e[1;32mbndstrg-Send DISASSOC frame(3) with ra0 >state=BNDSTRG_TSend DISASSOC frame(3) with ra1 BL_EN e[0m[00:00:37][bndstrg_table_en_polling]bndstrg=0x429710,table=0x429a08,en=1 [00:00:38][bndstrg_table_en_polling]bndstrg=0x429710,table=0x429a08,en=1 [00:00:39][bndstrg_periodic_exec]e[1;32mbndstrg->state=BNDSTRG_TBL_READY DUALBAND e[0mTime out! You may increase DEFAULT_TIMEOUT_COUNT[10]! |
See also
Models
- Arcadyan • Arcadyan PCB ID • ToH • WFA
- Arcadyan WG7614445-VR (CRSP-VR) • Verizon CR1000B
- WFA ID: WFA117614 (2022-06-10) • Wi-Fi 6E
- Arcadyan WG660242-ST • Singtel
- WFA ID: WFA119161 (2022-07-13) • Wi-Fi 6
- Arcadyan WG630223-TC • Chunghwa Telecom
- WFA ID: WFA116263 (2022-03-15) • Wi-Fi 6
- Arcadyan WG622221-HS • Hughes HT3000W
- WFA ID: WFA111562 (2021-07-22)
- Arcadyan WE620242-99 • KPN Super WiFi 2.0
- WFA ID: WFA112300 (2021-11-11)
- Arcadyan WE620242-ET • eLife Connect+ C1+AA
- WFA ID: WFA112429 (2021-11-09)
- Arcadyan WE420244-LT • Orange Repetidor Wi-Fi Premium
- WFA ID: WFA72560 (2018-02-01)
- Arcadyan WG430223 • MTS WG430223 • ToH
- Arcadyan WG443223 • Beeline SmartBox Flash • ToH
- Chunghwa Telecom Wi-Fi (-TC)
- Arcadyan WG420223-TC (Wi-Fi 5_2T2R) (AC1300)
- Arcadyan WE410443-TC (Wi-Fi 5_4T4R) (AC2600)
- Arcadyan WG630223-TC (Wi-Fi 6_2T2R) (AX1800)
- Arcadyan WG620443-TC (Wi-Fi 6_4T4R) (AX6000)
Categories:
- Arcadyan
- Embedded system/access point
- Embedded system/bridge
- Embedded system/repeater
- Embedded System MediaTek
- Embedded System MT7621AT
- MediaTek
- Embedded System MIPS 1004Kc
- Embedded System
- Manuf Arcadyan
- OpenWrt Supported
- Embedded System MT7615DN
- Has Mimo Status
- Embedded System IEEE 802.11b/g/n
- Embedded System IEEE 802.11a/n/ac
- Dual-Radio Wireless Embedded System
- Wireless Embedded System
- Dual-Band
- English Documentation